

ABSTRACT OF THE DISCLOSURE

A branching source address in an absolute address representation and a branching destination address in a relative address representation are captured from a CPU so that the
5 branching source address and the branching destination address are output to the trace bus.